Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of optimizing sidewall spacer size for silicide proximity with in-situ clean

Method of optimizing sidewall spacer size for silicide proximity with in-situ clean

US Patent 7745337 · Granted Jun 29, 2010

Estimated economic value: $10,708,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Front-end-of-line device structure and method of forming such a front-end-of-lin2019
Low damage low-k dielectric etch2019
Method of fabricating semiconductors2018
Uniform, damage free nitride ETCH2017
Method of forming a semiconductor structure including silicided and non-silicide2017
Method of fabricating semiconductors2016
Uniform, damage free nitride etch2016
Hard mask for source/drain epitaxy control2015
Methods for fabricating integrated circuits with robust gate electrode structure2015
Method of forming a metal contact opening with a width that is smaller than the 2015
Multi-step deposition of a spacer material for reducing void formation in a diel2015
High-K metal gate electrode structures formed by cap layer removal without sacri2015