Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing critical dimension bias during fabrication of a semiconductor device

Method of reducing critical dimension bias during fabrication of a semiconductor device

US Patent 7737040 · Granted Jun 15, 2010

Estimated economic value: $8,018,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for analyte detection and analysis2025
Methods for detecting nucleic acid variants2025
Methods for detecting nucleic acid variants2025
Methods and systems for nucleic acid analysis2025
Linkers and methods for optical detection and sequencing2025
Controlling light source wavelengths for selectable phase shifts between pixels 2025
Low contrast non-referential defect detection2025
Methods for nucleic acid analysis2025
Solar panel2025
Device for pressing materials guided by rollers for carpentry cutting2025
Micro-LED displays to reduce subpixel crosstalk2025
Apparatus to characterize substrates and films2025