Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shallow trench isolation process and structure with minimized strained silicon consumption

Shallow trench isolation process and structure with minimized strained silicon consumption

US Patent 7732336 · Granted Jun 8, 2010

Estimated economic value: $16,231,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method of semiconductor device2024
High yield package assembly technique2020
Integrated circuits with asymmetric and stacked transistors2016
Semiconductor device having structure with fractional dimension of the minimum d2016
Memory element circuitry with minimum oxide definition width2016
Shielded gate trench FET with multiple channels2015
Charge damage protection on an interposer for a stacked die assembly2015
Programmable device with a metal oxide semiconductor field effect transistor2015
Method of fabricating integrated circuit transistors with multipart gate conduct2015
Method of using a PMOS pass gate2015
Integrating optimal planar and three-dimensional semiconductor design layouts2015
Magnetic dynamic random access nonvolatile semiconductor memory (MRAM)2015