Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked wafer or die packaging with enhanced thermal and device performance

Stacked wafer or die packaging with enhanced thermal and device performance

US Patent 7723759 · Granted May 25, 2010

Estimated economic value: $11,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically spaced intra-level interconnect line metallization for integrated cir2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Gate-to-gate isolation for stacked transistor architecture via selective dielect2025
Ultralow concentration sensing of bio-matter with perovskite nickelate devices a2025
Asymmetric gate structures and contacts for stacked transistors2025
Vertical integration scheme and circuit elements architecture for area scaling o2025
Backside contact structures and fabrication for metal on both sides of devices2025
Technologies for providing a cognitive capacity test for autonomous driving2025
Sideways vias in isolation areas to contact interior layers in stacked devices2025
Forming an oxide volume within a fin2025
Gate-all-around integrated circuit structures having removed substrate2025
Microstructurally engineered perovskite gas sensor2024