Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reordering memory accesses to reduce power consumption in computer systems

Method and apparatus for reordering memory accesses to reduce power consumption in computer systems

US Patent 7721011 · Granted May 18, 2010

Estimated economic value: $28,432,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Integrated error correction code (ECC) and parity protection in memory control c2025
Extending functionality of memory controllers in a processor-based device2024
Parity protected memory blocks merged with error correction code (ECC) protected2024
System address reconstruction2018
Apparatus and method for a non-power-of-2 size cache in a first level memory dev2018
Implementation of reserved cache slots in computing system having inclusive/non 2018
Apparatus and method for a non-power-of-2 size cache in a first level memory dev2017
Efficient implementation of geometric series2017
Method and circuitry for phase align detection in multi-clock domain2005