Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parity protected memory blocks merged with error correction code (ECC) protected blocks in a codeword for increased memory utilization

Parity protected memory blocks merged with error correction code (ECC) protected blocks in a codeword for increased memory utilization

US Patent 11934263 · Granted Mar 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Advanced initialization bus (AIB)2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Component die validation built-in self-test (VBIST) engine2025
Component die validation built-in self-test (VBIST) engine2025
Integrated error correction code (ECC) and parity protection in memory control c2025