Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuitry for phase align detection in multi-clock domain

Method and circuitry for phase align detection in multi-clock domain

US Patent 6900674 · Granted May 31, 2005

Estimated economic value: $6,322,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Memory pools in a memory model for a unified computing system2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Integrated error correction code (ECC) and parity protection in memory control c2025
Extending functionality of memory controllers in a processor-based device2024
Parity protected memory blocks merged with error correction code (ECC) protected2024
Memory pools in a memory model for a unified computing system2023
Optical focusing system of an apparatus for cutting-out a human or animal tissue2023
Sweeping optical scanner of an apparatus for cutting-out a human or animal tissu2022
Coupling interface between a laser source and a tissue to be treated2022
Optical focusing system of an apparatus for cutting-out a human or animal tissue2022