Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a selective spacer in a semiconductor device

Method of forming a selective spacer in a semiconductor device

US Patent 7704835 · Granted Apr 27, 2010

Estimated economic value: $12,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Top gate recessed channel CMOS thin film transistor and methods of fabrication2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025
Gate-to-gate isolation for stacked transistor architecture via selective dielect2025
Integration methods to fabricate internal spacers for nanowire devices2025
Transistor structures with a metal oxide contact buffer and a method of fabricat2025