Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to gate off PLLS in a deep power saving state without separate clock distribution for power management logic

Method to gate off PLLS in a deep power saving state without separate clock distribution for power management logic

US Patent 7656237 · Granted Feb 2, 2010

Estimated economic value: $8,575,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for supplying power to VLSI silicon chips2025
Software code analysis using fuzzy fingerprinting2024
Method and apparatus for supplying power to VLSI silicon chips2021
Reducing error rates with alpha particle protection2021
Semiconductor device with backside inductor using through silicon vias2021
On-die capacitor for a VLSI chip with backside metal plates2020
Built-in self-test for receiver channel2020
Lossy MIM capacitor for on-die noise reduction2019
Voltage droop control2018
Voltage droop control2017
Supply voltage node coupling using a switch2017
Circuit design for balanced logic stress2016