Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing static timing analysis of an integrated circuit design using dummy edge modeling

Performing static timing analysis of an integrated circuit design using dummy edge modeling

US Patent 7636905 · Granted Dec 22, 2009

Estimated economic value: $27,512,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock alias for timing analysis of an integrated circuit design2014
Clock alias for timing analysis of an integrated circuit design2013
Efficiently applying a single timing assertion to multiple timing points in a ci2013
Clock alias for timing analysis of an integrated circuit design2013
Implementing timing pessimism reduction for parallel clock trees2012
Implementing spare latch placement quality determination2012
Implementing forward tracing to reduce pessimism in static timing of logic block2012
Clock alias for timing analysis of an integrated circuit design2012
Replicating timing data in static timing analysis operation2011
Concurrently modeling delays between points in static timing analysis operation2011
Apparatus and method for performing static timing analysis of an integrated circ2007
Apparatus and method for performing static timing analysis of an integrated circ2007