Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing equivalence checking on circuit designs having differing clocking and latching schemes

Method and apparatus for performing equivalence checking on circuit designs having differing clocking and latching schemes

US Patent 7624363 · Granted Nov 24, 2009

Estimated economic value: $13,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Deploying a system-specific secret in a highly resilient computer system2024
Chained manifest for key management and attestation2024
Storage encryption for a trusted execution environment2023
Trusted workload execution2023
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Building and deploying an application2023
Load register on condition immediate instruction2021
Scalable connectivity verification using conditional cut-points2021
Grouping and partitioning of properties for logic verification2020
Initial-state and next-state value folding2020
Scalable connectivity verification using conditional cut-points2020