Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for detecting erroneous word lines of a memory array and device thereof

Method for detecting erroneous word lines of a memory array and device thereof

US Patent 7623388 · Granted Nov 24, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and circuit for adaptive column-select line signal generation2024
Method for self-calibrating tDQSCK that is skew between rising edge of memory cl2023
Data control circuit for increasing maximum and minimum tolerance values of skew2023
Method and system for detecting abnormal die2022
Memory inspecting method and memory inspecting system2021
Data first-in first-out (FIFO) circuit2021
Synchronization circuit and cascaded synchronization circuit for converting asyn2021
Target row refresh mechanism capable of effectively determining target row addre2021
Test system and device2017
Semiconductor memory device having compression test mode2016
Device for detecting defective global word line2015
Method of detecting connection defects of memory and memory capable of detecting2014