Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › I/O and power ESD protection circuits by enhancing substrate-bias in deep-submicron CMOS process

I/O and power ESD protection circuits by enhancing substrate-bias in deep-submicron CMOS process

US Patent 7582938 · Granted Sep 1, 2009

Estimated economic value: $5,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection circuit having high allowable power-up slew r2015
I/O and power ESD protection circuits by enhancing substrate-bias in deep-submic2012
I/O and power ESD protection circuits by enhancing substrate-bias in deep-submic2011
Circuit protection system2010
Design of silicon-controlled rectifier by considering electrostatic discharge ro2010
Electrostatic discharge series protection2009
Bias for electrostatic discharge protection2008
Electrostatic discharge testing2008
Optimization of NMOS drivers using self-ballasting ESD protection technique in f2008
Implantation method to improve ESD robustness of thick gate-oxide grounded-gate 2006
Substrate-biased I/O and power ESD protection circuits in deep-submicron twin-we2005
Input and power protection circuit implemented in a complementary metal oxide se2002