Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency coherency protocol for a multi-chip multiprocessor system

Low latency coherency protocol for a multi-chip multiprocessor system

US Patent 7577794 · Granted Aug 18, 2009

Estimated economic value: $24,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unified translation miss queue for multiple address translation modes2023
Sleeping and waking-up address translation that conflicts with translation level2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023
Modular computing device with common AC power2022
Modular computing device with common AC power2022
Determining page size via page table cache2022
Promotion of ERAT cache entries2022
Ensuring forward progress for nested translations in a memory management unit2019
Ensuring forward progress for nested translations in a memory management unit2019
Secure privilege level execution and access protection2019
Resetting of dynamically grown accelerated data structure2018
Secure privilege level execution and access protection2016