Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a vertical-gate MOS transistor with countersunk trench-gate

Method for manufacturing a vertical-gate MOS transistor with countersunk trench-gate

US Patent 7572703 · Granted Aug 11, 2009

Estimated economic value: $11,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wraparound contact with reduced distance to channel2025
Wrap-around contact for nanosheet device2024
Hybrid complementary field effect transistor device2023
Vertical field-effect transistor late gate recess process with improved inter-la2023
Nanosheet transistor device with bottom isolation2022
Robust low-k bottom spacer for VFET2021
Vertical transport FET with bottom source and drain extensions2021
Vertical field-effect transistor late gate recess process with improved inter-la2021
Nanosheet transistor with fully isolated source and drain regions and spacer pin2021
Utilizing multilayer gate spacer to reduce erosion of semiconductor Fin during s2020
Sub-thermal switching slope vertical field effect transistor with dual-gate feed2020
Sub-thermal switching slope vertical field effect transistor with dual-gate feed2020