Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical field-effect transistor late gate recess process with improved inter-layer dielectric protection

Vertical field-effect transistor late gate recess process with improved inter-layer dielectric protection

US Patent 10937890 · Granted Mar 2, 2021

Estimated economic value: $2,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical field effect transistor with minimal contact to gate erosion2025
Vertical transistor with reduced cell height2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Buried power rail with robust connection to a wrap around contact2025