Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient configuration of daisy-chained programmable logic devices

Efficient configuration of daisy-chained programmable logic devices

US Patent 7554357 · Granted Jun 30, 2009

Estimated economic value: $1,338,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single event upset immune flip-flop utilizing a small-area highly resistive elem2020
Highly secure and extensive scan testing of integrated circuits2015
Variable response mode for synchronous data read2014
Phase locked loop circuit with selectable feedback paths2013
Blocking memory readback in a programmable logic device2013
Triggered sense amplifier2013
Low-power configurable delay element2013
Pre-configuration programmability of I/O circuitry2013
Programmable logic device wakeup using a general purpose input/output port2013
Bitline floating circuit for memory power reduction2013
Safe programming of key information into non-volatile memory for a programmable 2012
Safe programming of key information into non-volatile memory for a programmable 2012