Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Blocking memory readback in a programmable logic device

Blocking memory readback in a programmable logic device

US Patent 8522126 · Granted Aug 27, 2013

Estimated economic value: $5,752,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual power supplied memory cells and deterministic reset thereof for programmabl2025
Selectively powered embedded memory systems and methods2025
Power supply regulation for programmable logic devices2022
Deterministic read back and error detection for programmable logic devices2019
Leakage-current abatement circuitry for memory arrays2017
SRAM with two-level voltage regulator2016
Leakage-current abatement circuitry for memory arrays2015
Highly secure and extensive scan testing of integrated circuits2015
Variable response mode for synchronous data read2014
Voltage discharge circuit having divided discharge current2013
Triggered sense amplifier2013
Triggered sense amplifier2013