Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bitline floating circuit for memory power reduction

Bitline floating circuit for memory power reduction

US Patent 8351287 · Granted Jan 8, 2013

Estimated economic value: $4,678,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Highly secure and extensive scan testing of integrated circuits2015
Dual-port SRAM with bit line clamping2015
Variable response mode for synchronous data read2014
Voltage discharge circuit having divided discharge current2013
Blocking memory readback in a programmable logic device2013
Blocking memory readback in a programmable logic device2013
Triggered sense amplifier2013
Triggered sense amplifier2013
Low-power configurable delay element2013
Dual-port SRAM with bit line clamping2013
Pre-configuration programmability of I/O circuitry2013
Programmable logic device wakeup using a general purpose input/output port2013