Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tuning programmable logic devices for low-power design implementation

Tuning programmable logic devices for low-power design implementation

US Patent 7549139 · Granted Jun 16, 2009

Estimated economic value: $23,060,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple partitions in a data processing array2025
Data processing array interface having interface tiles with multiple direct memo2024
Multi-die integrated circuit with data processing engine array2024
Data processing engine arrangement in a device2024
Multiple partitions in a data processing array2023
Multi-die integrated circuit with data processing engine array2023
Multi-addressing mode for DMA and non-sequential read and write patterns2023
Memory tiles in data processing engine array2022
Data processing engines with cascade connected cores2022
Programmable device having a data processing engine (DPE) array2022
Data processing engine array architecture with memory tiles2022
Multi-port stream switch for stream interconnect network2022