Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Utilizing sidewall spacer features to form magnetic tunnel junctions in an integrated circuit

Utilizing sidewall spacer features to form magnetic tunnel junctions in an integrated circuit

US Patent 7531367 · Granted May 12, 2009

Estimated economic value: $9,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical connections between dissimilar materials at cryogenic temperatures2025
Integrated dry processes for patterning radiation photoresist patterning2025
Edge capacitive coupling for quantum chips2025
Tin oxide mandrels in patterning2024
Integrated dry processes for patterning radiation photoresist patterning2024
Downstop and bump bonds formation on substrates2024
Structure and process to tuck fin tips self-aligned to gates2024
Self aligned pattern formation post spacer etchback in tight pitch configuration2024
Create a protected layer for interconnects and devices in a packaged quantum str2024
Chamfer-less via integration scheme2024
Interposer chips and enclosures for quantum circuits2024
Forming a sacrificial liner for dual channel devices2024