Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure to enhance temperature/humidity/bias performance of semiconductor devices by surface modification

Method and structure to enhance temperature/humidity/bias performance of semiconductor devices by surface modification

US Patent 7517790 · Granted Apr 14, 2009

Estimated economic value: $4,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Air gap spacer formation for nano-scale semiconductor devices2025
Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Layered substrate structures with aligned optical access to electrical devices2024
Microwave-to-optical quantum transducers2023
Air gap spacer formation for nano-scale semiconductor devices2023
SOI wafers with buried dielectric layers to prevent CU diffusion2021
Vertically integrated active matrix backplane2020
Air gap spacer formation for nano-scale semiconductor devices2019
Predicting semiconductor package warpage2019
SOI wafers with buried dielectric layers to prevent CU diffusion2019
Air gap spacer formation for nano-scale semiconductor devices2018