Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SOI wafers with buried dielectric layers to prevent CU diffusion

SOI wafers with buried dielectric layers to prevent CU diffusion

US Patent 10242947 · Granted Mar 26, 2019

Estimated economic value: $28,977,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resist patterned redistribution wiring on copper polyimide via layer2025
Stacked semiconductor devices with topside and backside interconnect wiring2025
Dual redistribution layer structure2025
TSV and backside power distribution structure2025
Field effect transistor with shallow trench isolation features within source/dra2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
High electron mobility transistors having barrier liners and integration schemes2025
Infrared debond damage mitigation by copper fill pattern2025
Contact-over-active-gate transistor structures with contacts landed on enlarged 2025
Sintering a nanoparticle paste for semiconductor chip join2025
Heterojunction bipolar transistor with buried trap rich isolation region2024
Field effect transistor2024