Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods to selectively protect NMOS regions, PMOS regions, and gate layers during EPI process

Methods to selectively protect NMOS regions, PMOS regions, and gate layers during EPI process

US Patent 7514309 · Granted Apr 7, 2009

Estimated economic value: $11,059,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vacuum processing apparatus and oxidizing gas removal method2025
Electrostatic discharge guard ring with snapback protection2025
Bath systems and methods thereof2025
Electrostatic discharge guard ring with complementary drain extended devices2024
System and methods for wafer drying2024
Trench shield isolation layer2023
Electrostatic discharge guard ring with snapback protection2023
Bath systems and methods thereof2023
Vertical trench gate MOSFET with integrated Schottky diode2023
System and methods for wafer drying2022
Drain-extended transistor2022
Apparatus and method to electrostatically remove foreign matter from substrate s2022