Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Negative edge flip-flops for muxscan and edge clock compatible LSSD

Negative edge flip-flops for muxscan and edge clock compatible LSSD

US Patent 7484149 · Granted Jan 27, 2009

Estimated economic value: $4,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for selectively adding timing margin in an integrated circuit2013
Test path selection and test program generation for performance testing integrat2013
Method and device for selectively adding timing margin in an integrated circuit2013
Disposition of integrated circuits using performance sort ring oscillator and pe2013
Method and device for selectively adding timing margin in an integrated circuit2013
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Microcontroller for logic built-in self test (LBIST)2013
Method and apparatus for a robust embedded interface2012
Microcontroller for logic built-in self test (LBIST)2012
Hold transition fault model and test generation method2012
Method and device for selectively adding timing margin in an integrated circuit2012
LSSD compatibility for GSD unified global clock buffers2012