Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for selectively adding timing margin in an integrated circuit

Method and device for selectively adding timing margin in an integrated circuit

US Patent 8122409 · Granted Feb 21, 2012

Estimated economic value: $5,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable systems and methods for assessing healthy condition scores in renewable2024
Scalable systems and methods for assessing healthy condition scores in renewable2022
Identifying changes in health and status of assets from continuous image feeds i2021
Partial parameters and projection thereof included within statistical timing ana2021
Anomaly localization in a pipeline2021
Selection of corners and/or margins using statistical static timing analysis of 2020
Integrating manufacturing feedback into integrated circuit structure design2019
Partial parameters and projection thereof included within statistical timing ana2019
Sensitivity calculation filtering for statistical static timing analysis of an i2019
Accurate statistical timing for boundary gates of hierarchical timing models2019
Collapsing terms in statistical static timing analysis2018
Sensitivity calculation filtering for statistical static timing analysis of an i2018