Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi nodal computer system and method for handling check stops in the multi nodal computer system

Multi nodal computer system and method for handling check stops in the multi nodal computer system

US Patent 7484118 · Granted Jan 27, 2009

Estimated economic value: $4,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Error protection analysis of an integrated circuit2025
Dynamic guard band with timing protection and with performance protection2024
Cable pair concurrent servicing2024
Dynamic guard band with timing protection and with performance protection2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Voltage overshoot management2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023