Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop for an FPGA architecture

Delay locked loop for an FPGA architecture

US Patent 7484113 · Granted Jan 27, 2009

Estimated economic value: $919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct-bonded native interconnects and active base die2025
Direct-bonded native interconnects and active base die2023
Direct-bonded native interconnects and active base die2022
Direct-bonded native interconnects and active base die2020
Self healing compute array2020
Direct-bonded native interconnects and active base die2019
Enhanced memory reliability in stacked memory devices2019
Wafer testing without direct probing2019
DRAM adjacent row disturb mitigation2019
Preferred state encoding in non-volatile memories2019
Enhanced memory reliability in stacked memory devices2018
FPGA RAM blocks optimized for use as register files2018