Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying a process margin of a mask pattern using intermediate stage models

Verifying a process margin of a mask pattern using intermediate stage models

US Patent 7458058 · Granted Nov 25, 2008

Estimated economic value: $6,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selecting optimum primary and secondary parameters to calibrate and generate an 2024
Network optimization2023
Integrated circuits and processes for protection of standard cell performance fr2021
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
Method to improve transistor matching2019
SRAM cell with T-shaped contact2019
Integrated circuits and processes for protection of standard cell performance fr2019
SRAM cell with T-shaped contact2018
Method of forming a transistor with an active area layout having both wide and n2018
CMOS-based thermopile with reduced thermal conductance2017
Method to improve transistor matching2017