Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › PMOS three-terminal non-volatile memory element and method of programming

PMOS three-terminal non-volatile memory element and method of programming

US Patent 7450431 · Granted Nov 11, 2008

Estimated economic value: $3,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage device for outputting interrupt and method of operating the same2025
Electronic device for adjusting output power of signal by using millimeter wave,2024
Embedded shield for protection of memory cells2022
Electrostatic discharge (ESD) protection in stacked chips2022
Electro-static discharge (ESD) damage self-test2021
Integrated circuit device with electrostatic discharge (ESD) protection2021
Method and apparatus of package enabled ESD protection2021
Method and apparatus for electronics-harmful-radiation (EHR) measurement and mon2021
Single event latch-up (SEL) mitigation techniques2020
Single event latch-up (SEL) mitigation techniques2020
Mitigation for FinFET technology using deep isolation2020
Integrated circuit device and method of transmitting data in an integrated circu2019