Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable phase-locked loop responsive to a selected bandwidth and a selected reference clock signal frequency to adjust circuit characteristics

Programmable phase-locked loop responsive to a selected bandwidth and a selected reference clock signal frequency to adjust circuit characteristics

US Patent 7443250 · Granted Oct 28, 2008

Estimated economic value: $2,892,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Jitter self-test using timestamps2023
Isolated switched-mode power converter having secondary-side rectified voltage s2023
Synchronizing update of time of day counters using time stamp exchange over a co2022
Synchronization of clock signals generated using output dividers2022
Correction for period error in a reference clock signal2022
Correction for period error in a reference clock signal2022
Method for generation of independent clock signals from the same oscillator2022
Jitter self-test using timestamps2022
Spur and quantization noise cancellation for PLLS with non-linear phase detectio2021
Synchronization of clock signals generated using output dividers2021
Noise canceling technique for a sine to square wave converter2020
Circuits and methods for secondary-side rectified voltage sensing in isolated sw2020