Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization of clock signals generated using output dividers

Synchronization of clock signals generated using output dividers

US Patent 10951216 · Granted Mar 16, 2021

Estimated economic value: $28,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using time-to-digital converters to delay signals with high accuracy and large r2025
Using time-to-digital converters to delay signals with high accuracy and large r2024
Using time-to-digital converters to delay signals with high accuracy and large r2022
Synchronization of clock signals generated using output dividers2022
Synchronization of clock signals generated using output dividers2022
Synchronization of clock signals generated using output dividers2022
Correction for period error in a reference clock signal2022
Method for generation of independent clock signals from the same oscillator2022
Method for generation of independent clock signals from the same oscillator2022
Spur and quantization noise cancellation for PLLS with non-linear phase detectio2021
Fractional divider with error correction2020
Fractional divider with error correction2020