| 11342926 |
Synchronization of clock signals generated using output dividers |
James D. Barnette, Xue-Mei Gong |
2022-05-24 |
| 11316522 |
Correction for period error in a reference clock signal |
Aslamali A. Rafi, Timothy A. Monk, Srisai R. Seethamraju |
2022-04-26 |
| 10951216 |
Synchronization of clock signals generated using output dividers |
James D. Barnette, Xue-Mei Gong |
2021-03-16 |
| 9673833 |
Aligning asynchronous signals by time shifting information |
Timothy A. Monk, Rajesh Thirugnanam |
2017-06-06 |
| 9207704 |
Glitchless clock switching that handles stopped clocks |
Srisai R. Seethamraju |
2015-12-08 |
| 8242849 |
Compensation for crystal offset in PLL-based crystal oscillators |
Srisai R. Seethamraju |
2012-08-14 |
| 7443250 |
Programmable phase-locked loop responsive to a selected bandwidth and a selected reference clock signal frequency to adjust circuit characteristics |
Srisai R. Seethamraju, Ronald B. Hulfachor, Richard J. Juhn |
2008-10-28 |
| 6888826 |
Pointer generator design that provides multiple outputs that can be synchronized to different clocks |
Gary D. Martin |
2005-05-03 |