Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices

Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices

US Patent 7413979 · Granted Aug 19, 2008

Estimated economic value: $1,561,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Golf putter2025
Semiconductor interconnect structures with vertically offset bonding surfaces, a2025
Systems and methods for direct bonding in semiconductor die manufacturing2025
Monolithic conductive column in a semiconductor device and associated methods2025
Monolithic conductive cylinder in a semiconductor device and associated methods2025
Front end of line interconnect structures and associated systems and methods2025
Microelectronic devices with through-substrate interconnects and associated meth2025
Embedded nanoparticles for on-die thermal enhancement of hybrid bonding and asso2025
Front end of line interconnect structures and associated systems and methods2025
Piezoelectric materials for on-die thermal enhancement of hybrid bonding and ass2025
Multi-height interconnect structures and associated systems and methods2025
Grindable heat sink for multiple die packaging2025