Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing contamination by removing an interlayer dielectric from the substrate edge

Method of reducing contamination by removing an interlayer dielectric from the substrate edge

US Patent 7410885 · Granted Aug 12, 2008

Estimated economic value: $9,390,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Back end of the line metal structure and method2021
Method for in-die overlay control using FEOL dummy fill layer2018
Systems and methods for fabricating semiconductor device structures2015
Inline residual layer detection and characterization post via post etch using CD2015
Detection of particle contamination on wafers2015
Layout for reticle and wafer scanning electron microscope registration or overla2015
Semiconductor devices having through-contacts and related fabrication methods2015
Systems and methods for fabricating semiconductor device structures using differ2014
Reducing copper defects during a wet chemical cleaning of exposed copper surface2014
Copper interconnect with metal hardmask removal2014
Method of reducing contamination by providing an etch stop layer at the substrat2013
Method and system for quantitative inline material characterization in semicondu2013