Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming co-planar wafer-scale chip packages

Methods for forming co-planar wafer-scale chip packages

US Patent 7405108 · Granted Jul 29, 2008

Estimated economic value: $9,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clip applier2025
Bonding structure using two oxide layers with different stress levels, and relat2025
Lateral escape using triangular structure of transceivers2024
Partitioned substrates with interconnect bridge2022
Instruction and logic for predication and implicit destination2021
Conductive pillar shaped for solder confinement2020
Multi-chip module (MCM) with chip-to-chip connection redundancy and method2020
Systems, apparatuses, and methods for a hardware and software system to automati2020
Interconnected integrated circuit (IC) chip structure and packaging and method o2020
Corrosion resistant aluminum bond pad structure2020
Conductive pillar shaped for solder confinement2020
Split ball grid array pad for multi-chip modules2019