Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit package for semiconductor devices having a reduced leadframe pad and an increased bonding area

Integrated circuit package for semiconductor devices having a reduced leadframe pad and an increased bonding area

US Patent 7391100 · Granted Jun 24, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density shield gate transistor structure and method of making2025
Bottom source trench MOSFET with shield electrode2024
Reusable wide bandgap semiconductor substrate2023
Sawtooh electric field drift region structure for planar and trench power semico2023
Semiconductor package having enlarged gate pad and method of making the same2022
Double-sided chip stack assembly2021
Method of making reverse conducting insulated gate bipolar transistor2021
Semiconductor package and method of making the same2021
Sawtooh electric field drift region structure for planar and trench power semico2021
Bidirectional switch having back to back field effect transistors2021
Semiconductor package having high mechanical strength2021
Common source land grid array package2021