Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Barrier for use in 3-D integration of circuits

Barrier for use in 3-D integration of circuits

US Patent 7378339 · Granted May 27, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip package interaction (CPI) back-end-of-line (BEOL) monitoring structure and 2020
Bond pads with surrounding fill lines2020
Surface finish for wirebonding2019
Semiconductor device attached to an exposed pad2019
Semiconductor structure with sacrificial anode and method for forming2019
Bond pad structure for semiconductor device packaging2018
Structure and method to minimize warpage of packaged semiconductor devices2018
Packaged semiconductor device with a lead frame and method for forming2017
Apparatus and methods for stackable packaging2016
Integrated circuit carrier coating2016
System and method for lead frame package degating2016
Semiconductor structure with sacrificial anode and passivation layer and method 2016