Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system and computer program product for verification of digital designs using case-splitting via constrained internal signals

Method, system and computer program product for verification of digital designs using case-splitting via constrained internal signals

US Patent 7367001 · Granted Apr 29, 2008

Estimated economic value: $12,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Controlling storage accesses for merge operations2025
Logical clock connection in an integrated circuit design2025
Translation support for a virtual cache2024
Signal pre-routing in an integrated circuit design2024
Decentralized hot cache line tracking fairness mechanism2024
Running smaller memory-address width program code in a larger memory-address wid2024
Dynamic guard band with timing protection and with performance protection2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cable pair concurrent servicing2024
Dynamic guard band with timing protection and with performance protection2024
Low-latency deserializer having fine granularity and defective-lane compensation2024