Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing dimensions between patterns on a hardmask

Method for reducing dimensions between patterns on a hardmask

US Patent 7361604 · Granted Apr 22, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with self-aligned vias2025
Cut first self-aligned litho-etch patterning2022
Semiconductor device with self-aligned vias2022
Interconnect structure with vias extending through multiple dielectric layers2022
Cut last self-aligned litho-etch patterning2021
Curing photo resist for improving etching selectivity2021
Cut last self-aligned litho-etch patterning2020
Interconnect structure and method2019
Curing photo resist for improving etching selectivity2019
Integrated circuit fabrication with a passivation agent2019
Interconnect structure and method of forming the same2019
Self-aligned double patterning2019