Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for establishing a bound on the effect of task interference in a cache memory

Method and apparatus for establishing a bound on the effect of task interference in a cache memory

US Patent 7353513 · Granted Apr 1, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mutual exclusion in a non-coherent memory hierarchy2019
Mutual exclusion in a non-coherent memory hierarchy2018
Memory paging for processors using physical addresses2017
Task backpressure and deletion in a multi-flow network processor architecture2014
Task queuing in a multi-flow network processor architecture2014
Configurable memory encryption with constant pipeline delay in a multi-core proc2014
Hash processing in a network communications processor architecture2013
Transaction performance monitoring in a processor bus bridge2013
Processor bus bridge for network processors or the like2013
Method and apparatus for adaptive cache frame locking and unlocking2013
Method and apparatus for adaptive cache frame locking and unlocking2013
Method and apparatus for adaptive cache frame locking and unlocking2012