Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable memory encryption with constant pipeline delay in a multi-core processor

Configurable memory encryption with constant pipeline delay in a multi-core processor

US Patent 8683221 · Granted Mar 25, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to perform a function level reset in a memory controller2021
Method and apparatus to perform a function level reset in a memory controller2020
Method and apparatus to delete a command queue2019
Data caching in a network communications processor architecture2015
Tracking written addresses of a shared memory of a multi-core processor2015
Data caching in a network communications processor architecture2015
Task backpressure and deletion in a multi-flow network processor architecture2014
Task queuing in a multi-flow network processor architecture2014
Hash processing in a network communications processor architecture2013
Transaction performance monitoring in a processor bus bridge2013
Processor bus bridge for network processors or the like2013
Network communications processor architecture with memory load balancing2012