Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transaction performance monitoring in a processor bus bridge

Transaction performance monitoring in a processor bus bridge

US Patent 8489792 · Granted Jul 16, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modifying data streams without reordering in a multi-thread, multi-flow network 2016
Dynamic configuration of processing modules in a network communications processo2016
Non-blocking processor bus bridge for network processors or the like2015
Non-blocking processor bus bridge for network processors or the like2015
Changing a flow identifier of a packet in a multi-thread, multi-flow network pro2015
Task backpressure and deletion in a multi-flow network processor architecture2014
Task queuing in a multi-flow network processor architecture2014
Configurable memory encryption with constant pipeline delay in a multi-core proc2014
Memory manager for a network communications processor architecture2014
Hash processing in a network communications processor architecture2013
Aligned data storage for network attached media streaming systems2013
Reducing data read latency in a network communications processor architecture2013