Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Network communications processor architecture with memory load balancing

Network communications processor architecture with memory load balancing

US Patent 8255644 · Granted Aug 28, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic load balancing for multi-core computing environments2025
Hardware queue scheduling for multi-core computing environments2025
Dynamic load balancing for multi-core computing environments2025
Dynamic load balancing for multi-core computing environments2023
Multi-core communication acceleration using hardware queue device2021
Multi-core communication acceleration using hardware queue device2019
Technologies for a distributed hardware queue manager2019
Data caching in a network communications processor architecture2015
Tracking written addresses of a shared memory of a multi-core processor2015
Data caching in a network communications processor architecture2015
Dynamic updating of scheduling hierarchy in a traffic manager of a network proce2015
Network based data traffic detection and control2015