Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing critical dimension uniformity utilizing a resist bake plate simulator

Optimizing critical dimension uniformity utilizing a resist bake plate simulator

US Patent 7334202 · Granted Feb 19, 2008

Estimated economic value: $10,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for modeling a photoresist profile2019
Systems and methods that control liquid temperature in immersion lithography to 2013
Modeling an arbitrarily polarized illumination source in an optical lithography 2013
Modeling thin-film stack topography effect on a photolithography process2013
Modeling critical-dimension (CD) scanning-electron-microscopy (CD-SEM) CD extrac2012
Method of lithographic mask correction using localized transmission adjustment2012
Mitigating heat in an integrated circuit2011
System and method for imprint lithography to facilitate dual damascene integrati2011
Bulk image modeling for optical proximity correction2011
Advanced process control framework using two-dimensional image analysis2011
Surface treatment with an acidic composition to prevent substrate and environmen2010
Process margin using discrete assist features2010