Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor layout for standard cell with optimized mechanical stress effect

Transistor layout for standard cell with optimized mechanical stress effect

US Patent 7321139 · Granted Jan 22, 2008

Estimated economic value: $10,658,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit and method for forming the same2025
Method of forming semiconductor device having segmented interconnect2025
Metal cut region location method2025
Method for connecting an electronic device, e.g. a smart speaker, to a target wi2025
Integrated circuit having angled conductive feature2025
Integrated circuit2025
Method for generating a layout diagram of a semiconductor device including power2025
Apparatus, system, and method for calibrating beamforming antennas to achieve op2025
Buried pad for use with gate-all-around device2025
Integrated circuit layouts with source and drain contacts of different widths2025
Adaptive antenna tuning system2025
Low band antenna architecture with aperture and impedance tuning2025