Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating a layout diagram of a semiconductor device including power-grid- adapted route-spacing

Method for generating a layout diagram of a semiconductor device including power-grid- adapted route-spacing

US Patent 12393762 · Granted Aug 19, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Tie off device2025
Semiconductor device2025
Integrated circuit and method for forming the same2025
Method of forming semiconductor device having segmented interconnect2025
Semiconductor device with epitaxial bridge feature and methods of forming the sa2025
Metal cut region location method2025
Integrated circuit having fins crossing cell boundary2025
Integrated circuit having angled conductive feature2025
Integrated circuit having angled conductive feature2025
Integrated circuit, system for and method of forming an integrated circuit2025
Integrated circuit2025