Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS fabrication process utilizing special transistor orientation

CMOS fabrication process utilizing special transistor orientation

US Patent 7312485 · Granted Dec 25, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Key-free vehicle operations management systems and methods2025
Surface modification control stations and methods in a globally distributed arra2025
Integration methods to fabricate internal spacers for nanowire devices2025
Integration methods to fabricate internal spacers for nanowire devices2025
Decoupling capacitors and methods of fabrication2025
Planar buried channel structure integrated with non-planar structures2025
Silicon and silicon germanium nanowire structures2024
Nanowire structures having non-discrete source and drain regions2024
Nanowire transistor fabrication with hardmask layers2024
System and method for dynamically balancing power from distributed power sources2024
Integrated nanowire and nanoribbon patterning in transistor manufacture2024