Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Internal power management scheme for a memory chip in deep power down mode

Internal power management scheme for a memory chip in deep power down mode

US Patent 7292494 · Granted Nov 6, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adjustable and changeable modular control panel2025
Sustainable DRAM having principle power supply voltage unified with logic circui2025
Dynamic memory with sustainable storage architecture2025
Dynamic memory with sustainable storage architecture and clean up circuit2024
Keyboard and key structure capable of displaying instant image2024
Method and circuit for adaptive column-select line signal generation2024
Dynamic memory with long retention time2023
Apparatus for data processing in conjunction with memory array access2023
Method for self-calibrating tDQSCK that is skew between rising edge of memory cl2023
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2023
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2023
Data control circuit for increasing maximum and minimum tolerance values of skew2023