Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock duty cycle based access timer combined with standard stage clocked output register

Clock duty cycle based access timer combined with standard stage clocked output register

US Patent 7275194 · Granted Sep 25, 2007

Estimated economic value: $7,894,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Testing bit write operation to a memory array in integrated circuits2023
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Microchip level shared array repair2022
Tunable power save loop for processor chips2021
Built-in self-test for bit-write enabled memory arrays2021
Built-in self-test for bit-write enabled memory arrays2021
Built-in self-test for bit-write enabled memory arrays2021
Sequential error capture during memory test2021
Sequential error capture during memory test2021